git.techno-innov.fr Git - elec/adapters/prog/blob - FTDI_to_UEXT/FTDI_to_UEXT.kicad_pro

   1 {
   2   "board": {
   3     "design_settings": {
   4       "defaults": {
   5         "board_outline_line_width": 0.381,
   6         "copper_line_width": 0.381,
   7         "copper_text_italic": false,
   8         "copper_text_size_h": 1.524,
   9         "copper_text_size_v": 2.032,
  10         "copper_text_thickness": 0.30479999999999996,
  11         "copper_text_upright": false,
  12         "courtyard_line_width": 0.049999999999999996,
  13         "dimension_precision": 4,
  14         "dimension_units": 3,
  15         "dimensions": {
  16           "arrow_length": 1270000,
  17           "extension_offset": 500000,
  18           "keep_text_aligned": true,
  19           "suppress_zeroes": false,
  20           "text_position": 0,
  21           "units_format": 1
  22         },
  23         "fab_line_width": 0.09999999999999999,
  24         "fab_text_italic": false,
  25         "fab_text_size_h": 1.0,
  26         "fab_text_size_v": 1.0,
  27         "fab_text_thickness": 0.15,
  28         "fab_text_upright": false,
  29         "other_line_width": 0.09999999999999999,
  30         "other_text_italic": false,
  31         "other_text_size_h": 1.0,
  32         "other_text_size_v": 1.0,
  33         "other_text_thickness": 0.15,
  34         "other_text_upright": false,
  35         "pads": {
  36           "drill": 0.0,
  37           "height": 1.00076,
  38           "width": 1.6002
  39         },
  40         "silk_line_width": 0.381,
  41         "silk_text_italic": false,
  42         "silk_text_size_h": 1.524,
  43         "silk_text_size_v": 1.524,
  44         "silk_text_thickness": 0.30479999999999996,
  45         "silk_text_upright": false,
  46         "zones": {
  47           "45_degree_only": false,
  48           "min_clearance": 0.2032
  49         }
  50       },
  51       "diff_pair_dimensions": [],
  52       "drc_exclusions": [],
  53       "meta": {
  54         "filename": "board_design_settings.json",
  55         "version": 2
  56       },
  57       "rule_severities": {
  58         "annular_width": "error",
  59         "clearance": "error",
  60         "copper_edge_clearance": "error",
  61         "courtyards_overlap": "error",
  62         "diff_pair_gap_out_of_range": "error",
  63         "diff_pair_uncoupled_length_too_long": "error",
  64         "drill_out_of_range": "error",
  65         "duplicate_footprints": "warning",
  66         "extra_footprint": "warning",
  67         "footprint_type_mismatch": "error",
  68         "hole_clearance": "error",
  69         "hole_near_hole": "error",
  70         "invalid_outline": "error",
  71         "item_on_disabled_layer": "error",
  72         "items_not_allowed": "error",
  73         "length_out_of_range": "error",
  74         "malformed_courtyard": "error",
  75         "microvia_drill_out_of_range": "error",
  76         "missing_courtyard": "ignore",
  77         "missing_footprint": "warning",
  78         "net_conflict": "warning",
  79         "npth_inside_courtyard": "ignore",
  80         "padstack": "error",
  81         "pth_inside_courtyard": "ignore",
  82         "shorting_items": "error",
  83         "silk_over_copper": "warning",
  84         "silk_overlap": "warning",
  85         "skew_out_of_range": "error",
  86         "through_hole_pad_without_hole": "error",
  87         "too_many_vias": "error",
  88         "track_dangling": "warning",
  89         "track_width": "error",
  90         "tracks_crossing": "error",
  91         "unconnected_items": "error",
  92         "unresolved_variable": "error",
  93         "via_dangling": "warning",
  94         "zone_has_empty_net": "error",
  95         "zones_intersect": "error"
  96       },
  97       "rule_severitieslegacy_courtyards_overlap": true,
  98       "rule_severitieslegacy_no_courtyard_defined": false,
  99       "rules": {
 100         "allow_blind_buried_vias": false,
 101         "allow_microvias": false,
 102         "max_error": 0.005,
 103         "min_clearance": 0.0,
 104         "min_copper_edge_clearance": 0.1905,
 105         "min_hole_clearance": 0.25,
 106         "min_hole_to_hole": 0.25,
 107         "min_microvia_diameter": 0.508,
 108         "min_microvia_drill": 0.127,
 109         "min_silk_clearance": 0.0,
 110         "min_through_hole_diameter": 0.381,
 111         "min_track_width": 0.2032,
 112         "min_via_annular_width": 0.049999999999999996,
 113         "min_via_diameter": 0.508,
 114         "use_height_for_length_calcs": true
 115       },
 116       "track_widths": [],
 117       "via_dimensions": [],
 118       "zones_allow_external_fillets": false,
 119       "zones_use_no_outline": true
 120     },
 121     "layer_presets": []
 122   },
 123   "boards": [],
 124   "cvpcb": {
 125     "equivalence_files": []
 126   },
 127   "erc": {
 128     "erc_exclusions": [],
 129     "meta": {
 130       "version": 0
 131     },
 132     "pin_map": [
 133       [
 134         0,
 135         0,
 136         0,
 137         0,
 138         0,
 139         0,
 140         1,
 141         0,
 142         0,
 143         0,
 144         0,
 145         2
 146       ],
 147       [
 148         0,
 149         2,
 150         0,
 151         1,
 152         0,
 153         0,
 154         1,
 155         0,
 156         2,
 157         2,
 158         2,
 159         2
 160       ],
 161       [
 162         0,
 163         0,
 164         0,
 165         0,
 166         0,
 167         0,
 168         1,
 169         0,
 170         1,
 171         0,
 172         1,
 173         2
 174       ],
 175       [
 176         0,
 177         1,
 178         0,
 179         0,
 180         0,
 181         0,
 182         1,
 183         1,
 184         2,
 185         1,
 186         1,
 187         2
 188       ],
 189       [
 190         0,
 191         0,
 192         0,
 193         0,
 194         0,
 195         0,
 196         1,
 197         0,
 198         0,
 199         0,
 200         0,
 201         2
 202       ],
 203       [
 204         0,
 205         0,
 206         0,
 207         0,
 208         0,
 209         0,
 210         0,
 211         0,
 212         0,
 213         0,
 214         0,
 215         2
 216       ],
 217       [
 218         1,
 219         1,
 220         1,
 221         1,
 222         1,
 223         0,
 224         1,
 225         1,
 226         1,
 227         1,
 228         1,
 229         2
 230       ],
 231       [
 232         0,
 233         0,
 234         0,
 235         1,
 236         0,
 237         0,
 238         1,
 239         0,
 240         0,
 241         0,
 242         0,
 243         2
 244       ],
 245       [
 246         0,
 247         2,
 248         1,
 249         2,
 250         0,
 251         0,
 252         1,
 253         0,
 254         2,
 255         2,
 256         2,
 257         2
 258       ],
 259       [
 260         0,
 261         2,
 262         0,
 263         1,
 264         0,
 265         0,
 266         1,
 267         0,
 268         2,
 269         0,
 270         0,
 271         2
 272       ],
 273       [
 274         0,
 275         2,
 276         1,
 277         1,
 278         0,
 279         0,
 280         1,
 281         0,
 282         2,
 283         0,
 284         0,
 285         2
 286       ],
 287       [
 288         2,
 289         2,
 290         2,
 291         2,
 292         2,
 293         2,
 294         2,
 295         2,
 296         2,
 297         2,
 298         2,
 299         2
 300       ]
 301     ],
 302     "rule_severities": {
 303       "bus_definition_conflict": "error",
 304       "bus_entry_needed": "error",
 305       "bus_label_syntax": "error",
 306       "bus_to_bus_conflict": "error",
 307       "bus_to_net_conflict": "error",
 308       "different_unit_footprint": "error",
 309       "different_unit_net": "error",
 310       "duplicate_reference": "error",
 311       "duplicate_sheet_names": "error",
 312       "extra_units": "error",
 313       "global_label_dangling": "warning",
 314       "hier_label_mismatch": "error",
 315       "label_dangling": "error",
 316       "lib_symbol_issues": "warning",
 317       "multiple_net_names": "warning",
 318       "net_not_bus_member": "warning",
 319       "no_connect_connected": "warning",
 320       "no_connect_dangling": "warning",
 321       "pin_not_connected": "error",
 322       "pin_not_driven": "error",
 323       "pin_to_pin": "warning",
 324       "power_pin_not_driven": "error",
 325       "similar_labels": "warning",
 326       "unannotated": "error",
 327       "unit_value_mismatch": "error",
 328       "unresolved_variable": "error",
 329       "wire_dangling": "error"
 330     }
 331   },
 332   "libraries": {
 333     "pinned_footprint_libs": [],
 334     "pinned_symbol_libs": []
 335   },
 336   "meta": {
 337     "filename": "FTDI_Prog.kicad_pro",
 338     "version": 1
 339   },
 340   "net_settings": {
 341     "classes": [
 342       {
 343         "bus_width": 12.0,
 344         "clearance": 0.19304,
 345         "diff_pair_gap": 0.25,
 346         "diff_pair_via_gap": 0.25,
 347         "diff_pair_width": 0.2032,
 348         "line_style": 0,
 349         "microvia_diameter": 0.508,
 350         "microvia_drill": 0.127,
 351         "name": "Default",
 352         "pcb_color": "rgba(0, 0, 0, 0.000)",
 353         "schematic_color": "rgba(0, 0, 0, 0.000)",
 354         "track_width": 0.2032,
 355         "via_diameter": 0.508,
 356         "via_drill": 0.381,
 357         "wire_width": 6.0
 358       },
 359       {
 360         "bus_width": 12.0,
 361         "clearance": 0.19304,
 362         "diff_pair_gap": 0.25,
 363         "diff_pair_via_gap": 0.25,
 364         "diff_pair_width": 0.3048,
 365         "line_style": 0,
 366         "microvia_diameter": 0.508,
 367         "microvia_drill": 0.127,
 368         "name": "Alim3.3",
 369         "nets": [
 370           "+3.3V",
 371           "+5V",
 372           "/USB_5V",
 373           "DGND"
 374         ],
 375         "pcb_color": "rgba(0, 0, 0, 0.000)",
 376         "schematic_color": "rgba(0, 0, 0, 0.000)",
 377         "track_width": 0.3048,
 378         "via_diameter": 0.889,
 379         "via_drill": 0.508,
 380         "wire_width": 6.0
 381       }
 382     ],
 383     "meta": {
 384       "version": 2
 385     },
 386     "net_colors": null
 387   },
 388   "pcbnew": {
 389     "last_paths": {
 390       "gencad": "",
 391       "idf": "",
 392       "netlist": "FTDI_Prog.net",
 393       "specctra_dsn": "",
 394       "step": "",
 395       "vrml": ""
 396     },
 397     "page_layout_descr_file": ""
 398   },
 399   "schematic": {
 400     "annotate_start_num": 0,
 401     "drawing": {
 402       "default_line_thickness": 6.0,
 403       "default_text_size": 60.0,
 404       "field_names": [],
 405       "intersheets_ref_own_page": false,
 406       "intersheets_ref_prefix": "",
 407       "intersheets_ref_short": false,
 408       "intersheets_ref_show": false,
 409       "intersheets_ref_suffix": "",
 410       "junction_size_choice": 3,
 411       "label_size_ratio": 0.25,
 412       "pin_symbol_size": 0.0,
 413       "text_offset_ratio": 0.08
 414     },
 415     "legacy_lib_dir": "",
 416     "legacy_lib_list": [],
 417     "meta": {
 418       "version": 1
 419     },
 420     "net_format_name": "Pcbnew",
 421     "ngspice": {
 422       "fix_include_paths": true,
 423       "fix_passive_vals": false,
 424       "meta": {
 425         "version": 0
 426       },
 427       "model_mode": 0,
 428       "workbook_filename": ""
 429     },
 430     "page_layout_descr_file": "../../../Lib/pagelayout.kicad_wks",
 431     "plot_directory": "",
 432     "spice_adjust_passive_values": false,
 433     "spice_external_command": "spice \"%I\"",
 434     "subpart_first_id": 65,
 435     "subpart_id_separator": 0
 436   },
 437   "sheets": [
 438     [
 439       "23b09c49-7ea4-4d45-a6e5-b730ccf8fd74",
 440       ""
 441     ]
 442   ],
 443   "text_variables": {}
 444 }